**Lab 12**

**To Explain the Working of Flip Flops and Implement JK Flip Flop & D Flip Flop**


**Note: For all the circuits in the tasks, your logic diagrams should be either hand drawn or from the software logicly. Keep them neat and legible. These circuits will be having many connections so, for simulations, make sure that you label the inputs and outputs clearly. Use Label tag in “logically”. You can also edit the pictures of your outputs in “paint” easily.**

**Tasks**

1. **Construct a logic circuit for JK Flip Flop. Simulate your circuit to verify the outputs. Also, show its working in terms of a timing diagram. You can take any random timing diagram and display it here. The waveforms should be hand-drawn (neatly).**

JK Flip Flop


1. Logic Diagram





1. Truth Table


|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| J | K | Clock | Q | Q’ |
| 0 | 0 |  | No Change | No Change |
| 0 | 1 |  | 0 | 1 |
| 1 | 0 |  | 1 | 0 |
| 1 | 1 |  | Toggle | Toggle |


1. Software Simulation













1. Timing Diagram \




1. **Construct a logic circuit for D Flip Flop. Simulate your circuit to verify the outputs. Also, show its working in terms of a timing diagram. You can take any random timing diagram and display it here. The waveforms should be hand-drawn (neatly).**
2. Logic Diagram




1. Truth Table

|  |  |  |  |
| --- | --- | --- | --- |
| D | Clock | Q | Q’ |
| 1 |  | 1 | 0 |
| 0 |  | 0 | 1 |

1. Software Simulation





1. Timing Diagram

